

Fall 1998, Lecture 09

3

Fall 1998, Lecture 09

# **Building a Multiplexer**

A 2-input multiplexer is a circuit element that can select between 2 inputs



Multiplexers can be built from simple gates...



 The inverse of a multiplexer — the demultiplexer — can also be useful at times

#### Controller

- A complicated digital circuit (such as a processor) typically consists of two main parts:
  - A *datapath* to perform the necessary functionality, consisting of registers, ALUs, multiplexers, buses, etc.
  - A controller to sequence the design and control the various registers and ALUs in the datapath



The control logic has to decode the bits in the state register to decide what signals to activate to control the datapath

## **Building a Bigger Multiplexer**

A 4-input multiplexer can select one of four inputs as shown below.



The 4-input multiplexer can be built from simple gates, or from 2-input multiplexers



#### **Decoding the State Register**

- The state register might have bits to specify that:
  - Register temp should be loaded
    - Register a should be loaded
    - Same for other registers...
  - The multiplexer at the adder's left input should select the value from register *temp* 
    - The multiplexer at the adder's left input should select the value from register a
    - Same for other multiplexer...
  - If the adder were a more general ALU, that it should perform an addition operation when executing our two example instructions

8

Fall 1998, Lecture 09

Fall 1998, Lecture 09

5

#### Decoder

A decoder is a device to convert a set of inputs to a set of outputs according to a specific set of rules



This decoder could be implemented with a 2-level and-or (or nand) circuit for each output

9

Fall 1998, Lecture 09

10

### Homework #2 - Due 9/28/98 (Part 2)

- 3. The register given on slide 10 of Lecture 08 is simpler than the register given on page 58 of the text. Explain how the two differ.
- Show how an 8-input multiplexer (with inputs labeled i7 (msb) to i0 (lsb) can be constructed from 4-input multiplexers. Assume the lsb of the select line is labeled s0.

Fall 1998, Lecture 09