1-Operand (Accumulator) Instruction **Program Translation** Format Instruction format: Suppose we want to execute the following statement in a high-level opcode address programming language (e.g.,C): ■ Uses an *accumulator* to store the \bullet a = b + c: "current" value The C compiler is going to take that Can directly access only a single operand statement, and translate it into assembly Arithmetic instructions language for a particular CPU use the accumulator as the first operand architecture: ■ store the result in the accumulator LOAD 20 ; get b (stored at 20) ADD 21 add c (stored at 21) ■ Instructions: (*addr* = address) STORE 22 store in a (at 22) ADD addr ACC = ACC + M[addr]The assembler will translate those SUB addr ACC = ACC - M[addr]assembly language statements into MPY addr $ACC = ACC \cdot M[addr]$ machine language: DIV addr ACC = ACC / M[addr]100 10100 000 10101 LOAD addr ACC = M[addr]101 10110 STORE addr M[addr] = ACC Fall 1998, Lecture 15 Fall 1998, Lecture 15 2 **2-Operand Instruction Format** 0-Operand (Stack) Instruction Format Instruction format: Instruction format: opcode address address opcode ■ Instructions are in form: op dest, src ■ Uses a *stack* to store operands Can directly access two operands • Values are entered by reading them from memory and *pushing* them onto the stack ■ Instructions: (*src* = source, *dst* = Arithmetic instructions operate on the destination, both refer to memory "top" 1 or 2 operands on the stack, addresses) replacing those operands with the result ADD dst, src M[dst] = M[dst] + M[src]• Values are stored by *popping* the stack removing the value from the top of the SUB dst, src M[dst] = M[dst] - M[src]stack and storing it in memory MPY dst. src $M[dst] = M[dst] \bullet M[src]$ ■ Instructions: (TOS = top of stack) DIV dst. src M[dst] = M[dst] / M[src]PUSH addr TOS = M[addr] MOVE dst, src M[dst] = M[src]POP addr M[addr] = TOS ADD TOS = TOS-1 + TOS

Fall 1998, Lecture 15

3

SUB, MPY, DIV

. . .

Fall 1998, Lecture 15

Instruction Formats	3-Operand Instruction Format
■ Example: M[102] = M[100] – M[101]	Instruction format:
1-Operand (Accumulator) Format	opcode address address address
LOAD 100 SUB 101 STORE 102	 Instructions are in form: <i>op dst, src1, src2</i> Can directly access <u>three</u> operands
 2- Operand Format MOVE 105, 100 MOVE 102, 100 SUB 105, 101 SUB 102, 101 MOVE 102, 105 0- Operand (Stack) Format PUSH 100 	 Instructions: (<i>src1</i> = source 1, <i>src2</i> = source 2, <i>dst</i> = destination, all three refer to memory addresses) ADD <i>dst</i>, <i>src1</i>, <i>src2</i> M[<i>dst</i>] = M[<i>src1</i>] + M[<i>src2</i>] SUB <i>dst</i>, <i>src1</i>, <i>src2</i> M[<i>dst</i>] =
PUSH 101 SUB POP 102	$M[src1] - M[src2]$ $MPY dst, src1, src2$ $M[dst] = M[src1] \cdot M[src2]$ $DIV dst, src1, src2$ $M[dst] = M[src1] / M[src2]$
Memory vs. Registers	RISC LOAD/STORE Instruction Format
 (Off-chip) main memory Very big Slow (On-chip) CPU registers Small number available Very fast For the 1-address, 2-address, and 3-address operand formats that we've shown, any of the addresses can generally be replaced by a register 1 address: ADD R2 2 address: ADD R5, 100 3 address: ADD 101, R3, R4 	 LOAD and STORE instructions are the only ones that can access memory: opcode reg address LOAD Rdst, addr STORE addr, Rsrc Other instructions must operate solely on registers: opcode reg reg reg ADD Rdst, Rsrc1, Rsrc2 SUB Rdst, Rsrc1, Rsrc2 MPY Rdst, Rsrc1, Rsrc2 DIV Rdst, Rsrc1, Rsrc2
How can we take advantage of registers?	

Fall 1998, Lecture 15

8

7

Fall 1998, Lecture 15

The RISC / CISC Difference Worksheet CISC — Complex Instruction Set Write assembly language code for the Computer (example: Intel Pentium) following two statements, in the 1-, 2-, and 0-operand instruction formats, Many instructions and addressing modes, assuming that may perform complicated operations variable a is stored at address 100, Many different architectures *b* is at 101. *c* is at 102, RISC — Reduced Instruction Set d is at 103. Computer (example: Sun SPARC, HP and addresses 105–109 can be used for PA-RISC, Motorola PowerPC) temporary storage of intermediate results. Few instructions and addressing modes, \bullet a = b + c*d perform simple, well-defined operations LOAD / STORE architecture • a = b - (c/d) Only LOAD and STORE instructions access the main memory Other instructions operate solely on reaisters Other characteristics of RISC machines Single-cycle execution of instructions High degree of pipelining Overlapping register windows 10 Fall 1998, Lecture 15 9 Fall 1998, Lecture 15 Homework #3 — Due 10/12/98 (Part 3) 4. Write assembly language code for the statement "a = (d+c) - a", in the 0-, 1-, and 2-operand instruction formats, assuming: variable a is stored at address 20, *b* is at 21, *c* is at 22, *d* is at 23, and addresses 25-29 can be used for temporary storage of intermediate results. Do not destroy the values in variables b, c. or d. (This is the last question on Homework #3)