

- Further improvements:
  - Principle of Locality of Reference says:
    - (Spatial locality) Once a piece of data has been fetched, it's likely that others near it will be needed in the near future
  - Instead of just fetching that one piece of data, fetch a whole block of data
  - More on this in Computer Architecture, along with details on how a cache actually works

- If memory cycle is 4x processor cycle, make memory 4x wider
  - Each memory fetch (taking same amount of time as before) returns 4 instructions
  - Process 4 instructions while fetching the next 4 instructions
- Disadvantages:
  - Writing to a single word is awkward
  - Branches / jumps can cause problems

## Speeding up the Fetch / Execute Cycle Using Better Memories (cont.)

■ Interleaved memories (see also p. 82)



- If memory cycle is 4x processor cycle, use 4 banks of memory, with consecutive words in different memory banks (hence the term "interleaved" memories)
  - Overlap memory accesses to each bank
- Disadvantages:
  - Branches / jumps can cause problems

## Speeding up the Fetch / Execute Cycle Using Prefetching & Overlapping

- Instruction prefetching
  - Put a FIFO queue (called an instruction buffer) between instruction fetch logic and instruction execute logic
    - Whenever memory is idle, fetch the next instruction and store it in instruction buffer
  - Disadvantages:
    - Branches / jumps can cause problems
- Overlapped execution



Overlap execution of instruction *i* with execution of instruction *i* + 1

Pipelined Instruction Decode / Execute Loop







- Goal: finish executing one instruction every clock cycle
- Divide the fetch / execute loop into several (in this case, 4) pipeline stages
  - Each instruction passes through all 4 stages in sequence
  - Each instruction requires 4 clock cycles to execute
- Once the pipeline gets filled, in each clock cycle:
  - A new instruction is fetched
  - An instruction is decoded, and an ALU operation performed
  - An instruction's result is stored, and the instruction finishes its execution

Fall 1998, Lecture 31

Fall 1998, Lecture 31

6

Fall 1998, Lecture 31

5