

Economics of ASICs

- For a given design, which type of ASIC is the most cost-effective?
 - (full-custom) ASIC?
 - MGA (mask-programmable gate array)?
 - CBIC (cell-based integrated circuit = standard-cell-based ASIC)?
- Answer: consider the ASIC as a product, and examine the fixed costs and variable costs
 - total product cost =
fixed product cost + variable product cost
 - *Fixed product cost* is independent of sales volume
 - Fixed product costs amortized per product sold decrease as sales volume increases
 - *Variable product cost* includes assembly costs and manufacturing costs

Example of ASIC Economics (Warning – 1997 Numbers!)

- Sample costs:
 - CBIC: fixed cost \$146,000; part cost \$8
 - MGA: fixed cost \$86,000; part cost \$10
 - FPGA: fixed cost \$21,800; part cost \$39




Figure from *Application-Specific Integrated Circuits*, Smith, Addison-Wesley, 1997

- Break-even points:
 - FPGA to MGA is around 2,000 parts
 - FPGA to CBIC is around 4,000 parts
 - MGA to CBIC is around 20,000 parts

ASIC Fixed Costs (1997 Numbers!)

- Design: estimate of designer productivity
- Production test: make sure the IC works
- Non-recurring engineering (NRE): work done by ASIC vendor — developing mask, production tests, prototypes, etc.

	FPGA	MGA	CBIC
Training:	\$800	\$2,000	\$2,000
Days	2	5	5
Cost/day	\$400	\$400	\$400
Hardware	\$10,000	\$10,000	\$10,000
Software	\$1,000	\$20,000	\$40,000
Design:	\$8,000	\$20,000	\$20,000
Size (gates)	10,000	10,000	10,000
Gates/day	500	200	200
Days	20	50	50
Cost/day	\$400	\$400	\$400
Design for test:		\$2,000	\$2,000
Days		5	5
Cost/day		\$400	\$400
NRE:		\$30,000	\$70,000
Masks		\$10,000	\$90,000
Simulation		\$10,000	\$10,000
Test program		\$10,000	\$10,000
Second source:	\$2,000	\$2,000	\$2,000
Days	5	5	5
Cost/day	\$400	\$400	\$400
Total fixed costs	\$21,800	\$86,000	\$146,000

Figure from *Application-Specific Integrated Circuits*, Smith, Addison-Wesley, 1997

ASIC Variable Costs (1997 Numbers!)

- Wafer size: 6" & 8" common, 12" soon
- 10k gates = small design, 100k = large
- Gate utilization: space used for gates, not used for interconnect
- Defect density is measure of fabrication quality (defect on a die is usually fatal)
- Yield is percentage of usable dies

	FPGA	MGA	CBIC	Units
Wafer size	6	6	6	6 inches
Wafer cost	1,400	1,300	1,300	\$
Design	10,000	10,000	10,000	gates
Density	10,000	20,000	25,000	gates/sq.cm
Utilization	60	85	100	%
Die size	1.67	0.99	0.40	sq.cm
Die/wafer	88	248	365	
Defect density	1.10	0.90	1.00	defects/sq.cm
Yield	65	72	80	%
Die cost	25	7	5	\$
Profit margin	60	45	90	%
Price/gate	0.39	0.10	0.08	cents
Part cost	\$39	\$10	\$8	

Figure from *Application-Specific Integrated Circuits*, Smith, Addison-Wesley, 1997