Altera's MAX+PLUS II Development System	Using the MAX+PLUS II Software
Supports Altera MAX and FLEX devices	<ul> <li>9.23 Student Edition in Salcic book</li> <li>10.1 Student Edition in Hamblen book</li> </ul>
■ Design entry includes: schematic capture, waveform entry, and the AHDL, VHDL, and Verilog hardware description languages (HDLs) [Verilog ≥ 9.xx only]	<ul> <li>Differences from commercial version:</li> <li>Can't use non-Altera design entry tools</li> <li>Only supports devices on UP1 Educ. Board</li> </ul>
<ul> <li>Documentation:</li> <li>1 utorials in Hamblen Chapters 1 and 4</li> <li>6 biel overview in Salcic Section 3.4</li> <li>6 Altera's "data sheet" overview (~20 gages) (link on class web page)</li> <li>9 Altera's "Getting Started" manual (~ 350 gages) (link on class web page)</li> <li>9 Detailed overview in Chapter 2, "A Perspective" (~80 pages)</li> <li>9 Printout(s) in VLSI Design Lab</li> <li>6 Chapter 3, "Tutorial"</li> </ul>	<ul> <li>Install off your home PC if you want to, then register to get a license file</li> <li>Install the software</li> <li>Use form on web page to send your disk drive serial number to Altera</li> <li>Within 12 hours, should get a license file from Altera by email</li> <li>Install into MAX+PLUS II to enable it</li> <li>Procedure for projects:</li> <li>Work on projects at home, in MSB 139, or in the VLSI Design Lab (MSB 353)</li> <li>Then come to the VLSI lab to download and test on a UP1 Education Board</li> </ul>
Schematic Capture using the Graphical Editor in Altera's MAX+PLUS II	Design Using Altera's MAX+PLUS II
Follow along in Hamblen Chapter 1 Introduction and Section 1.1	Follow along in Hamblen Sections 1.2, 1.3, 1.4, 1.9, 1.10
Chapter 1 Introduction	<ul> <li>Compiling the design</li> <li>Errors, warnings, report file</li> </ul>
<ul> <li>The UP1 board</li> <li>The (active-low) pushbuttons</li> <li>The (active-low) "period" on the 7-</li> </ul>	<ul> <li>(Timing) simulation</li> <li>Entering simulation test vectors</li> <li>Simulation and results</li> </ul>
<ul> <li>segment LED displays</li> <li>Section 1.1 — Design Entry Using the Graphic Editor</li> <li>New graphic display file,</li> </ul>	<ul> <li>Downloading to the Flex 10k chip on the UP1 Education Board</li> <li>Hookup — parallel cable and power</li> <li>JTAG setup</li> <li>Download and test the design!</li> </ul>
<ul> <li>Input of OR gate and input/output pins</li> </ul>	<ul><li>Timing analysis</li><li>Floorplan editor</li></ul>
<ul> <li>Naming of I/O pins and their assignment</li> </ul>	Note automatic place and route
to actual pins on OPT board	You should the this compating even

3

Fall 2003, Lecture 06

possibly without actually downloading