

Generating Boolean Equations from Truth Tables

- Find all rows with F=1
- AND them together to make a product term. These are called minterms.
- OR the minterms together $F = \overline{A}BC + A\overline{B}C + ABC$

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	$\overline{A}BC$
1	0	0	$A\overline{B}C$
1	0	1	0
1	1	0	0
1	1	1	ABC

Boolean Equations from Truth Tables (cont.)

Another Example $F = \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D}$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Canonical Form

- Truth Table provides a signature for the boolean function.
Is there an equivalent algebraic signature?

Sum of Products form (SOP).

- Also known as disjoint normal form or minterm expansion.
- This is what we just did in the last two examples.

Product of Sums form (POS). AKA maxterm expansion.

- Find SOP for rows where F=0: Invert the entire expression, and apply De Morgan's law to get POS. Each sum is called a maxterm.

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$(A+B+C)$
 $(A+B+\overline{C})$
 $(A+\overline{B}+C)$
 $(\overline{A}+B+\overline{C})(\overline{A}+\overline{B}+C)$
 $(\overline{A}+\overline{B}+\overline{C})$
 $(\overline{A}+\overline{B}+C)$

Canonical Form (cont.)

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	1	1

$A+B+C+D$
 $A+B+\overline{C}+D$
 $A+\overline{B}+C+\overline{D}$
 $A+\overline{B}+C+D$
 $\overline{A}+B+C+\overline{D}$

$$\begin{aligned}
 & (A+B+C+D)(A+B+\overline{C}+D)(\overline{A}+\overline{B}+C+\overline{D}) \\
 & (A+\overline{B}+C+D)(\overline{A}+B+C+D)(\overline{A}+\overline{B}+C+D) \\
 & (\overline{A}+\overline{B}+\overline{C}+D)
 \end{aligned}$$


Implementing SOP using only NAND gates

Why just NAND gates?

- AND gates are usually just NAND gates with an inverter.
- INVERTER can be made by wiring together inputs of NAND gates




"Pushing a Bubble" through an AND changes it to an OR, and vice versa




Implementing SOP using only NOR gates

What goes for NAND gates, goes for NOR gates:

- Inverters can be made by wiring gates
- OR gate is sometimes implemented as NOR plus INVERTER
- Unfortunately, circuits are not very clean



What about POS using only NOR? $F = (B + \bar{C})(\bar{B} + C)(A + C)$



Canonical Form is not minimal form

Example:

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$$F = \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + ABC + \bar{A}BC$$

$$F = A + BC$$

Question: how to find minimal form?

Finding the minimal form

Goals is to reduce the number of literals in a boolean equation.


A literal is a variable and its complement in an equation.

- A1: Use Boolean Algebra. Hard to know when you're "done."
- A2: Use Karnaugh maps

Karnaugh Maps


Graphical way to unify terms

Example #1: $F = A\bar{B} + AB$



More Karnaugh Maps

Example #2: $F = \bar{A}BC + A\bar{B}C + ABC + A\bar{B}\bar{C} + ABC$




Goal:

- circle as few rectangles of 1's as possible, covering all 1's
- but: rectangle sides must be power-of-two in size (e.g., 1x1, 1x2, 2x2, 1x4, 2x4, 4x4)


More Karnaugh Maps

A B C D F
 0 0 0 0 0
 0 0 0 1 1
 0 0 1 0 0
 0 0 1 1 1
 0 1 0 0 1
 0 1 0 1 0
 0 1 1 0 0
 0 1 1 1 1
 1 0 0 0 1
 1 0 0 1 0
 1 0 1 0 1
 1 0 1 1 1
 1 1 0 0 1
 1 1 0 1 0
 1 1 1 0 0
 1 1 1 1 1



Rules of thumb for finding minimal expressions



Suppose I have this K-Map



- Largest subcube to smallest?
- Smallest subcube to largest?

5 and 6 variable K-maps

Just a stack of 4-var K-maps



Mapping real problems to boolean equations


"Design a circuit for a digital clock that computes the next hour on its output, given the current hour as input."

Assumption: Hours are represented as 4 bit binary number

A	B	C	D	A'	B'	C'	D'
0	0	0	0	1	1	1	1
0	0	0	1	1	1	0	0
0	0	1	0	1	0	1	1
0	0	1	1	1	0	0	0
0	1	0	0	1	0	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	1	1
0	1	1	1	1	0	0	0
1	0	0	0	0	1	1	1
1	0	0	1	0	1	0	0
1	0	1	0	0	1	1	1
1	0	1	1	0	0	0	0
1	1	0	0	0	0	1	1
1	1	0	1	0	0	0	0
1	1	1	0	0	0	1	1
1	1	1	1	0	0	0	0


Digital Clock Example

Karnaugh Maps:



not the best!

Digital Clock Circuit



Summary

