

Design Entry

- Purpose of design entry is to enter a schematic for use by a set of Electronic Design Automation tools
 - Simulation, testing, fabrication
 - Documentation
- A circuit *schematic* shows the interconnection of structural elements that make up a circuit
 - Doesn't capture everything about design (e.g., doesn't show contents of ROMs)
 - EDA tools need an electronic (usually ASCII) version of that schematic, called a *netlist*
- Schematic capture
 - Direct entry of the circuit schematic
 - More "bookkeeping" than "automation"

1

Spring 2000, Lecture 09

Graphic Editor




Figure from Altera technical literature

- Enter cells from various predefined component libraries, or user-defined cells
- Connect cells using nets, buses, or name
- "Smart" selection tool — automatically becomes proper tool for task at hand

2

Spring 2000, Lecture 09

Schematic Entry

- Circuit schematics are drawn on *schematic sheets*, which come in standard sizes (8.5x11, 11x17, etc.)
 - Each sheet includes a labeled border, and a block listing the circuit name, designer's name, date, etc.
 - There are standards for most of the commonly-used symbols
- Terms used in circuit schematics:




Figure from *Application-Specific Integrated Circuits*, Smith, Addison-Wesley, 1997

3

Spring 2000, Lecture 09

Cell Library

- *Components* (sometimes called *modules*) in an ASIC schematic are chosen from a library of cells
 - ASIC vendors provide a schematic library of primitive gates for schematic entry
- Problem — no standard exists
 - Individual vendors might use different names to refer to a 2-input xor gate
 - May be some variation on TTL 7400-series names:
 - 2-input NAND = 7400
 - 2-input AND = 7408
 - 2-input OR = 7432
 - 2-input XOR = 7486
 - May be more descriptive:
 - nand2, xor3, ...
 - Behavior may vary
 - Which input does 2-input multiplexor select when select input S = 0?

4

Spring 2000, Lecture 09

Names

- Each cell, whether a primitive cell or a subschematic, has a name
 - Each use of a cell in a schematic is a different *instance* of that cell, and is given a unique *instance name*
- Each cell is represented by a picture, or icon, called a *symbol*
 - Primitive cells (e.g., AND gates) have standardized non-rectangular symbols
 - Subschematics are represented by special custom icons




Figure from *Application-Specific Integrated Circuits*, Smith, Addison-Wesley, 1997

5

Spring 2000, Lecture 09

Nets

- Cell instances have *terminals*, also known as pins, connectors, or signals, that are the inputs and outputs of the cell
- Cell instances are connected by *wire segments*, commonly called *nets*
 - A *local* (internal) net is internal to a cell
 - An *external* net connects to the inputs and / or outputs of the cell
- Nets may sometimes be collected together into *buses* for convenience
 - May be represented by a thicker line on the schematic, with some indication of number of nets involved
 - Individual nets can still be accessed when necessary

6

Spring 2000, Lecture 09

Hierarchical Design

- *Hierarchy* is used to reduce the size and complexity of the schematic
 - The alternative — drawing all symbols on one giant schematic with no hierarchy — is called a *flat schematic*
 - Flat schematics are impractical to work with for even thousands of components
 - Flat netlists, however, are occasionally used when the hierarchy isn't relevant




FIGURE 9.3 Schematic example showing hierarchical design. (a) The schematic of a half-adder, the subschematic of cell HADD. (b) A schematic symbol for the half adder. (c) A schematic that uses the half-adder cell. (d) The hierarchy of cell HADD.

Figure from *Application-Specific Integrated Circuits*, Smith, Addison-Wesley, 1997
Spring 2000, Lecture 09

7

Schematic Capture using the Graphical Editor in Altera's MAX+PLUS II

- Follow along in Hamblen Chapter 1 Introduction and Section 1.1
- Chapter 1 Introduction
 - The UP1 board
 - The (active-low) pushbuttons
 - The (active-low) "period" on the 7-segment LED displays
- Section 1.1 — Design Entry Using the Graphic Editor
 - New graphic display file, selection of Flex 10K chip
 - Input of OR gate and input/output pins
 - Naming of I/O pins and their assignment to actual pins on UP1 board
 - Saving the schematic

8

Spring 2000, Lecture 09