

Algorithmic Level Behavioral Description


Register-Transfer Level Structural Design

Logic Synthesis

run \{main\} := BEGIN
repeat BEGIN
$I R=M[P C] ;$
$P C=P C+1 ;$
DECODE IR => BEGIN
9\ORA := BEGIN
$A=A O R M[P C] ;$
$P C=P C+1 ;$
END,
41\AND := BEGIN
A = A AND M[PC];
$P C=P C+1 ;$
END
END
END
END

## A Behavioral Description (Part of a Signal Processor, Perhaps)

A differential equation:

$$
\frac{d^{2} y}{d x^{2}}+5 \frac{d y}{d x} x+3 y=0
$$

The code to solve this equation could be written as:
repeat

$$
\begin{aligned}
& x 1=x+d x ; \\
& y 1=y+\left(u^{*} d x\right) ; \\
& u=u-5^{*} x^{*}\left(u^{*} d x\right) \\
& -3^{*} y^{*} d x ; \\
& x=x 1 ; y=y 1 ;
\end{aligned}
$$

while ( $\mathrm{x} 1<\mathrm{a}$ )

That code might parse as:

1. $\mathrm{x} 1=\mathrm{x}+\mathrm{dx}$
2. $t 1=u * d x$
3. $y 1=y+t 1$
4. $\mathrm{t} 2=5^{*} \mathrm{x}$
5. $\mathrm{t} 3=\mathrm{t} 2^{*} \mathrm{t} 1$
6. $t 4=3^{*} y$
7. $\mathrm{t} 5=\mathrm{t} 4$ * dx
8. $\mathrm{t} 6=\mathrm{u}-\mathrm{t} 3$
9. $u=t 6-t 5$
10. $\mathrm{x} 1<\mathrm{a}$

Building a Data Flow Graph (DFG)

1. $\mathrm{x} 1=\mathrm{x}+\mathrm{dx}$
2. $t 1=u^{*} d x$
3. $y 1=y+t 1$
4. $\mathrm{t} 2=5^{*} \mathrm{x}$
5. $\mathrm{t} 3=\mathrm{t} 2$ * t 1
6. $t 4=3^{*} y$
7. $t 5=t 4^{*} d x$
8. $\mathrm{t} 6=\mathrm{u}-\mathrm{t} 3$

9. $u=t 6-t 5$
10. $\mathrm{x} 1<\mathrm{a}$

## Scheduling

Scheduling is the problem of determining the control step, or state, in which each operation will execute


## As-Soon-As-Possible (ASAP) Scheduling

for each operation $\mathrm{o}_{\mathrm{i}}$
if $\mathrm{o}_{\mathrm{i}}$ has no immediate predecessors assign $\mathrm{o}_{\mathrm{i}}$ to cstep 1
else
assign $\mathrm{o}_{\mathrm{i}}$ to (maximum cstep of any of $\mathrm{o}_{i}$ 's predecessors) + 1



Another Possible Schedule (One Multiplier, One ALU (+,-,<))



The Design Space


- For optimal designs, there is a tradeoff between:
- time (schedule length), and
- area (ideally total area, but usually simplified to functional unit area)
- We'd prefer to find optimal designs, but a heuristic (such as ASAP scheduling) only guarantees feasible designs


## Three Scheduling Problems

Scheduling is the problem of determining the control step, or state, in which each operation will execute

The scheduling problem is usually specified in one of three ways, depending on the desired goal:

- Time-Constrained Scheduling (TCS) for a fixed schedule length, minimize the number of resources (functional units)
- Resource -Constrained Scheduling (RCS) - for a fixed number of resources (functional units), minimize the schedule length
- Time- and Resource-Constrained Scheduling (TRCS) - for a fixed schedule length, and a fixed number of resources, find a feasible (or optimal) schedule


## Example of Resource-Constrained Scheduling

- Schedule this DFG, assuming there are only 2 multipliers
and 2 ALUs (+,--,<) available

- How could the ASAP algorithm be modified to solve this problem?


## List Scheduling (To Solve the RCS Problem)

evaluate the priority of each operation
current-cstep = 1
while there are unscheduled operations
current-cstep = current-cstep +1
place data-ready operations into the ready list
sort the ready list in order of priority
while there are data-ready operations in the ready list that meet the resource constraints
choose the highest priority dataready operation $o_{i}$ from the ready list assign $\mathrm{o}_{\mathrm{i}}$ to current-cstep

## Notes on List Scheduling

Solves the RCS problem

- Basic operation differs from ASAP:
- ASAP - processes operations in a fixed order
- List Scheduling - processes csteps in a fixed order
- Fill one cstep, then go on to the next

■ Uses a ready list to keep track of dataready operations - those unscheduled operations that can be scheduled into the current cstep without violating:
precedence constraints (data dependencies) resource constraints

- Pick operations from this ready list, and schedule them into the current cstep until it is full (i.e., other operations would violate the resource constraints)


## List Scheduling Example

Use list scheduling to schedule this DFG with a resource constraint of 2 multipliers, and 2 ALUs (+,-, <)


## Datapath Synthesis

Datapath synthesis is the problem of:

- Assigning operations to functional units (ALUs, adders, etc.)
- Assigning values to storage elements (registers, etc.)
- Allocating interconnections (multiplexors, buses, wires, etc.)
- A possible datapath for the 1 multiplier / 1 ALU schedule:



## Constructive Datapath Synthesis

for each operation $\mathrm{o}_{\mathrm{i}}$ consider all possible bindings for $\mathrm{o}_{\mathrm{i}}$ select the binding that results in the smallest increase in cost


Sample costs:
New register = $100 \quad$ New mux $=30$ New wire $/$ const $=5$ New mux input $=20$

Synthesizing a Datapath


17


