

sets (<= 5 pterms) of parallel expanders, for a total of up to 20 pterms into its OR

3

Spring 2002, Lecture 20

Preset and clear from pterm matrix

## Logic Expanders, etc.

Consider the function

F = A'CD + B'CD + AB + BC'

- Can't be implemented using a 3-input OR gate — but what if that's all we have?
- Rewrite as follows:
  - $\mathsf{F} = (\mathsf{A'} + \mathsf{B'})\mathsf{C}\mathsf{D} + (\mathsf{A} + \mathsf{C'})\mathsf{B}$
  - $\mathsf{F} = (\mathsf{A}\mathsf{B})'(\mathsf{C}\mathsf{D}) + (\mathsf{A}'\mathsf{C})'\mathsf{B}$
  - Get some of the pterms (e.g., (AB)' and (A'C)') from a sharable expander
- Consider the function
  - $\mathsf{F} = \mathsf{A}\mathsf{B}' + \mathsf{A}\mathsf{C}' + \mathsf{A}\mathsf{D}' + \mathsf{A}'\mathsf{C}\mathsf{D}$
  - Again, can't use a 3-input OR gate...
  - Generate complement instead:
    - F' = ABCD + A'D' + A'C'
    - Switch 1's and 0's on Karnaugh map
    - Use XOR to invert F' to get F

Spring 2002, Lecture 20

Spring 2002, Lecture 20

## Altera MAX 7000 Routing (cont.)

I/O Control Block

5

- I/O pins connect to
  - I/O control blocks
  - Programmable Interconnect Array (PIA)
- I/O control block contains the circuitry necessary to program an I/O pin as either:
  - Dedicated output
  - Dedicated input (some devices)
  - Bidirectional pin (some devices)
- Programmable Interconnect Array (PIA)
  - Connects any source signal to any destination the PIA connects to
  - Sources: dedicated inputs, bidirectional I/O pins, and macrocell outputs
  - Layout is fixed, so delay is predictable






Figure from Altera technical literature

- Logic Array Block (LAB):
  - Contains 16 macrocells (macrocell array), including parallel expanders
  - Connects to
    - Programmable Interconnect Array (PIA) (the 36 inputs described earlier)
    - I/O control block (off-chip connections)

Spring 2002, Lecture 20

## **MAX Devices**

- MAX 7000
  - 5.0 volt MAX 7000
    - 600–10,000 gates, 200 MHz, 44-256 pins
  - 3.3 volt MAX 7000A, 2.5 volt MAX 7000B
  - Many packaging options & speed grades
- MAX 9000 (newer)
  - 6,000–12,000 gates, 145 MHz, 84-356 pins
  - Only "bigger" devices, 5v only, fewer speed grades
- MAX 3000A (newest)
  - 600–5,000 gates, 192 MHz, 44-208 pins
  - Only "smaller devices", 3.3 v, several speed grades
  - Lowest price per macrocell