Schematic Capture using the Graphical Editor in Altera's MAX+PLUS II

- Follow along in Hamblen Chapter 1 Introduction and Section 1.1
- Chapter 1 Introduction
 - The UP1 board
 - The (active-low) pushbuttons
 - The (active-low) "period" on the 7segment LED displays
- Section 1.1 Design Entry Using the Graphic Editor
 - New graphic display file, selection of Flex 10K chip
 - Input of OR gate and input/output pins
 - Naming of I/O pins and their assignment to actual pins on UP1 board
 - Saving the schematic

Design Using Altera's MAX+PLUS II

- Follow along in Hamblen Sections 1.2, 1.3, 1.4, 1.9, 1.10
 - Compiling the design
 - Errors, warnings, report file
 - (Timing) simulation
 - Entering simulation test vectors
 - Simulation and results
 - Downloading to the Flex 10k chip on the UP1 Education Board
 - Hookup parallel cable and power
 - JTAG setup
 - Download and test the design!
 - Timing analysis
 - Floorplan editor
 - Note automatic place and route
- You should try this sometime soon, possibly without actually downloading

 Spring 2006, Lecture 05
 2
 Spring 2006, Lecture 05