- 1/21/98 Lecture 01 -- Introduction
- 1/23/98 Lecture 02 -- Types of ASICs
- 1/26/98 Lecture 03 -- Economics of ASICs
- 1/28/98 Lecture 04 -- finish previous lectures
- 1/30/98 Lecture 05 -- Combinational Logic
- 2/2/98 Lecture 06 -- Sequential Logic
- 2/4/98 Lecture 07 -- State Machines
- 2/6/98 Lecture 08 -- Design Entry
- 2/9/98 Lecture 09 -- Schematic Capture
- 2/11/98 Lecture 10 -- Viewlogic Office
- 2/13/98 Lecture 11 -- Viewlogic Office
- 2/16/98 Lecture 12 -- Viewlogic Office
- 2/18/98 Lecture 13 -- CMOS Transistors
- 2/20/98 Lecture 14 -- CMOS Fabrication
- 2/23/98 Lecture 15 -- CMOS Design Rules
- 2/25/98 Lecture 16 -- Toward FPLDs
- 2/27/98 Lecture 17 -- Types of FPLDs
- 3/2/98 Lecture 18 -- Actel ACT
- 3/4/98 Lecture 19 -- finish previous lecture
- 3/6/98 Lecture 20 -- Altera MAX
- 3/9/98 Lecture 21 -- Altera FLEX
- 3/11/98 Lecture 22 -- Altera FLEX 10K, Demo Board
- 3/13/98 Lecture 23 -- Xilinx XC4000
- 3/16/98 Traffic Light Project Presenations
- 5 minutes each from Childs, Hultgren,
Kazempour, Martin, Miao, and Wissman
- 3/18/98 Other Project Presenations
- 5 minutes each from Jerkofsky, Sagert,
Qiu, Chalmers, and Stranger
- 3/30/98 Lecture 24 -- Altera MAX+PLUS II Intro
- 4/1/98 Lecture 25 -- Altera MAX+PLUS II Tools
- 4/3/98 Lecture 26 -- AHDL, Part I
- 4/6/98 Lecture 27 -- AHDL, Part II
- 4/8/98 Lecture 28 -- AHDL Examples
- 4/10/98 No lecture (Good Friday / Passover)
- 4/13/98 Lecture 29 -- SimP Microprocessor
- 4/15/98 Lecture 30 -- VHDL, Part I
- 4/17/98 No lecture
- 4/20/98 Lecture 31 -- VHDL, Part II
- 4/22/98 Lecture 32 -- VHDL, Part III
- 4/24/98 Lecture 33 -- High-Level Synthesis
- 4/27/98 Lecture 34 -- Scheduling, Part I
- 4/29/98 Lecture 35 -- Scheduling, Part II
- 5/1/98 Lecture 36 -- Data Path Synthesis
|
Lecture Notes (cont.)
- 5/4/98 No lecture
- 5/6/98 Final Project Presentations
- Class meets from 1:00-2:30 in VLSI Design Lab
- 10 minutes each from Chalmers, Jerkofsky, Kazempour,
Martin, Qiu, and Stranger
- 5/8/98 Final Project Presentations
- Class meets from 1:00-2:30 in VLSI Design Lab
- 10 minutes each from Childs, Hultgren, Miao,
Sagert, and Wissman
- Also: Class Evaluations, Discussion of Final
Lecture Followups
|